hyoukjun / MAESTROLinks
MAESTRO binary release
☆22Updated 5 years ago
Alternatives and similar repositories for MAESTRO
Users that are interested in MAESTRO are comparing it to the libraries listed below
Sorting:
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆41Updated 11 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆71Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- ☆24Updated 4 years ago
- ☆71Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- ☆10Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆33Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 5 months ago
- ☆26Updated last year
- ☆35Updated 4 years ago
- ☆40Updated 5 years ago
- ☆25Updated 3 years ago
- ☆28Updated 5 years ago
- Public release☆51Updated 5 years ago
- ☆27Updated 5 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- ☆33Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago