MAESTRO binary release
☆23Nov 14, 2019Updated 6 years ago
Alternatives and similar repositories for MAESTRO
Users that are interested in MAESTRO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MAERI public release☆32Sep 8, 2021Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RTL implementation of Flex-DPE.☆117Feb 22, 2020Updated 6 years ago
- ☆39Dec 10, 2019Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 3 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆259Apr 15, 2024Updated 2 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆25Mar 17, 2021Updated 5 years ago
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 9 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- ☆385May 11, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆166Jan 16, 2022Updated 4 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- ☆23Feb 18, 2025Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- A repository containing link to some my Kaggle starter Notebooks☆11Jun 1, 2020Updated 6 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆20Jan 17, 2025Updated last year
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repo for the Introduction to PCB Design Workshop / Course offered through lab64 at Stanford University☆19Oct 30, 2022Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆150Dec 25, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆21May 10, 2026Updated 2 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆193Jan 17, 2024Updated 2 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- ☆22Jun 22, 2016Updated 10 years ago
- ColTraIn HBFP Training Emulator☆15Feb 16, 2023Updated 3 years ago
- Tensorflow implementation of CARN☆10Oct 3, 2018Updated 7 years ago