hyoukjun / MAESTROLinks
MAESTRO binary release
☆22Updated 5 years ago
Alternatives and similar repositories for MAESTRO
Users that are interested in MAESTRO are comparing it to the libraries listed below
Sorting:
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- first-order deep learning accelerator model☆19Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆24Updated 8 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆72Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆178Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 3 years ago
- ☆27Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- Simulator for BitFusion☆101Updated 5 years ago
- ☆34Updated 6 years ago
- ☆71Updated 5 years ago
- ☆24Updated 4 years ago
- ☆33Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- ☆41Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆29Updated 3 years ago