hyoukjun / MAESTRO
MAESTRO binary release
☆22Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for MAESTRO
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆26Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- ☆70Updated last year
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆21Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- ☆40Updated 4 years ago
- ☆25Updated 7 months ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- Simulator for BitFusion☆92Updated 4 years ago
- ☆32Updated 5 years ago
- ☆69Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆23Updated 3 years ago
- ☆31Updated 3 years ago
- Public release☆46Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 6 years ago
- ☆34Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago