maeri-project / FEATHERLinks
A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
☆62Updated 3 weeks ago
Alternatives and similar repositories for FEATHER
Users that are interested in FEATHER are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆63Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- A co-design architecture on sparse attention☆51Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆17Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- ☆58Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 4 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆33Updated last month
- ☆48Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An Open-Source Tool for CGRA Accelerators☆72Updated this week
- ☆32Updated 3 months ago
- ☆41Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆63Updated 9 months ago
- ☆11Updated 2 years ago
- ☆72Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆41Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago