maeri-project / FEATHERLinks
A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
☆63Updated last week
Alternatives and similar repositories for FEATHER
Users that are interested in FEATHER are comparing it to the libraries listed below
Sorting:
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- ☆45Updated last month
- Open-source of MSD framework☆16Updated 2 years ago
- ☆17Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆64Updated 9 months ago
- ☆48Updated 4 years ago
- ☆35Updated 5 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 5 months ago
- Collection of kernel accelerators optimised for LLM execution☆24Updated 5 months ago
- ☆40Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆50Updated last month
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated last month