maeri-project / FEATHER
A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
☆46Updated 5 months ago
Alternatives and similar repositories for FEATHER:
Users that are interested in FEATHER are comparing it to the libraries listed below
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- ☆23Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆47Updated 3 weeks ago
- ☆39Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆71Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 3 weeks ago
- ☆9Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆20Updated 8 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆26Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago