GATECH-EIC / AutoDNNchipLinks
☆71Updated 5 years ago
Alternatives and similar repositories for AutoDNNchip
Users that are interested in AutoDNNchip are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆35Updated 5 years ago
- ☆72Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- ☆35Updated 6 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆42Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- ☆31Updated 8 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 6 years ago
- ☆64Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago