harvard-acc / ALADDINLinks
A pre-RTL, power-performance model for fixed-function accelerators
☆182Updated last year
Alternatives and similar repositories for ALADDIN
Users that are interested in ALADDIN are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆205Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- ☆107Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆186Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 6 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆231Updated 5 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆124Updated 7 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆241Updated last year
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- MAERI public release☆31Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆108Updated 7 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆293Updated 5 years ago