harvard-acc / ALADDINLinks
A pre-RTL, power-performance model for fixed-function accelerators
☆177Updated last year
Alternatives and similar repositories for ALADDIN
Users that are interested in ALADDIN are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆240Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- ☆92Updated last year
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated 3 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- Fast and accurate DRAM power and energy estimation tool☆168Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆98Updated 3 months ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆116Updated 6 years ago
- ☆355Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- MAESTRO binary release☆23Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week