harvard-acc / ALADDINLinks
A pre-RTL, power-performance model for fixed-function accelerators
☆177Updated last year
Alternatives and similar repositories for ALADDIN
Users that are interested in ALADDIN are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆165Updated last week
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- ☆91Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- CGRA Compilation Framework☆84Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- gem5 repository to study chiplet-based systems☆75Updated 6 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆141Updated 3 weeks ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆115Updated 6 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- ☆352Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆302Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated last week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆115Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week