harvard-acc / ALADDINLinks
A pre-RTL, power-performance model for fixed-function accelerators
☆184Updated 2 years ago
Alternatives and similar repositories for ALADDIN
Users that are interested in ALADDIN are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- ☆109Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆189Updated last week
- CGRA Compilation Framework☆91Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- MAERI public release☆31Updated 4 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆132Updated 7 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago