☆16Apr 13, 2018Updated 7 years ago
Alternatives and similar repositories for rip
Users that are interested in rip are comparing it to the libraries listed below
Sorting:
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 6 years ago
- a general-purpose machine learning-driven auto-tuner for heterogeneous platforms☆10Sep 7, 2024Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- ☆25May 9, 2019Updated 6 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Oct 25, 2023Updated 2 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆30Jul 6, 2025Updated 8 months ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- ☆11Apr 15, 2024Updated last year
- Document about design of a GNSS receiver☆14May 28, 2020Updated 5 years ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago