stonne-simulator / stonneLinks
STONNE: A Simulation Tool for Neural Networks Engines
☆137Updated 2 months ago
Alternatives and similar repositories for stonne
Users that are interested in stonne are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆224Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆86Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆102Updated 4 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆31Updated last month
- Tool for optimize CNN blocking☆94Updated 5 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆62Updated 8 months ago
- Repository to host and maintain SCALE-Sim code☆331Updated last week
- ☆57Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated this week
- ☆41Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago