stonne-simulator / stonne
STONNE: A Simulation Tool for Neural Networks Engines
☆123Updated 7 months ago
Alternatives and similar repositories for stonne:
Users that are interested in stonne are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆102Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆83Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆125Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆123Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆65Updated 4 months ago
- Repository to host and maintain scale-sim-v2 code☆255Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week
- Processing-In-Memory (PIM) Simulator☆145Updated last month
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆207Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆198Updated 9 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆81Updated 8 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- NeuPIMs Simulator☆65Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆43Updated 3 months ago
- A co-design architecture on sparse attention☆48Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated last month
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago