harvard-acc / EdgeBERTLinks
HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
☆50Updated last year
Alternatives and similar repositories for EdgeBERT
Users that are interested in EdgeBERT are comparing it to the libraries listed below
Sorting:
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆71Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- ☆35Updated 5 years ago
- ☆36Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆28Updated 4 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆34Updated 6 years ago
- ☆33Updated 4 months ago
- ☆18Updated 2 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆12Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆25Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆72Updated 2 years ago
- ☆28Updated 2 years ago