Alternatives and similar repositories for EdgeBERT

Users that are interested in EdgeBERT are comparing it to the libraries listed below

• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆62Updated 3 months ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆47Updated 3 years ago
• isakedo / DNNsim
  ☆35Updated 5 years ago
• sfu-arch / SpGEMM
  ☆36Updated 4 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆50Updated 11 months ago
• fffasttime / AnyPackingNet
  ☆32Updated 10 months ago
• ttambe / AdaptivFloat
  Adaptive floating-point based numerical format for resilient deep learning
  ☆14Updated 3 years ago
• CASR-HKU / DPACS
  ☆19Updated 2 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆22Updated 3 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆35Updated 6 years ago
• jha-lab / codebench
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆21Updated 3 years ago
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated 2 years ago
• suchandler96 / gem5-NVDLA
  ☆42Updated 10 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆52Updated 4 years ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆39Updated 2 years ago
• jha-lab / acceltran
  [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
  ☆56Updated 2 years ago
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆39Updated 5 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆38Updated 5 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆30Updated 4 years ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆47Updated 3 years ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆43Updated 3 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆21Updated last year
• hatsu3 / Sanger
  ☆48Updated 4 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆84Updated 4 years ago
• arc-research-lab / SSR
  SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
  ☆35Updated this week
• union-codesign / union
  ☆14Updated 4 years ago
• gicLAB / SECDA
  ☆26Updated 3 years ago
• UCLA-VAST / FlexCNN
  ☆72Updated 2 years ago