harvard-acc / EdgeBERT
HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
☆46Updated last year
Alternatives and similar repositories for EdgeBERT:
Users that are interested in EdgeBERT are comparing it to the libraries listed below
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- ☆35Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆39Updated last year
- ☆70Updated 5 years ago
- ☆34Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- ☆26Updated 2 weeks ago
- ☆43Updated 3 years ago
- ☆33Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆14Updated 3 years ago
- ☆18Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- ☆12Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- ☆29Updated 2 weeks ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- ViTALiTy (HPCA'23) Code Repository☆22Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆106Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago