harvard-acc / EdgeBERT
HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
☆45Updated 10 months ago
Alternatives and similar repositories for EdgeBERT:
Users that are interested in EdgeBERT are comparing it to the libraries listed below
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆32Updated 4 years ago
- ☆34Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 7 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆69Updated 4 years ago
- ☆19Updated last year
- ☆18Updated 2 years ago
- ☆12Updated last year
- ☆11Updated 11 months ago
- ☆25Updated 2 months ago
- ☆28Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- Eyeriss chip simulator☆36Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆25Updated 10 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆26Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆14Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆33Updated 5 years ago
- Fibertree emulator☆12Updated 3 months ago