harvard-acc / EdgeBERT
HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
☆46Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for EdgeBERT
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆33Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆22Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- ☆30Updated 4 years ago
- ☆69Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- ☆15Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- ☆18Updated last year
- ☆32Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- ☆41Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆12Updated last year
- ☆18Updated last year
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- Eyeriss chip simulator☆33Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- agile hardware-software co-design☆46Updated 2 years ago