harvard-acc / EdgeBERTLinks
HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
☆52Updated last year
Alternatives and similar repositories for EdgeBERT
Users that are interested in EdgeBERT are comparing it to the libraries listed below
Sorting:
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- ☆35Updated 5 years ago
- ☆71Updated 5 years ago
- ☆35Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆36Updated 4 years ago
- ☆29Updated 6 months ago
- agile hardware-software co-design☆52Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆28Updated 2 years ago
- ☆18Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆14Updated 4 years ago
- ☆12Updated last year
- ☆72Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆17Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆15Updated last year
- ☆24Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago