A simulation framework for modeling efficiency of Graph Neural Network Dataflows
☆24Feb 14, 2025Updated last year
Alternatives and similar repositories for omega
Users that are interested in omega are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆154Jun 16, 2025Updated last year
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Updated this week
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆21Aug 8, 2022Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- ☆11Mar 9, 2022Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated last month
- ☆10Sep 14, 2023Updated 3 years ago
- ☆27Apr 28, 2020Updated 6 years ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆10Dec 20, 2021Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆125Sep 7, 2026Updated 2 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆261Apr 15, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆45Jun 30, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆106Sep 27, 2024Updated last year
- ☆37Jan 20, 2022Updated 4 years ago
- The Splash-4 benchmark suite☆15Oct 26, 2023Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆521Jul 26, 2026Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆174May 26, 2025Updated last year
- ☆20Jan 17, 2024Updated 2 years ago
- BookSim 1.0☆27Mar 22, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL generator for SpGEMM☆13Feb 2, 2021Updated 5 years ago
- ☆18Aug 18, 2025Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆70Dec 26, 2019Updated 6 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆204Aug 11, 2026Updated last month
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated 11 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- ☆49Jan 30, 2026Updated 7 months ago