stonne-simulator / omegaLinks
A simulation framework for modeling efficiency of Graph Neural Network Dataflows
☆23Updated 7 months ago
Alternatives and similar repositories for omega
Users that are interested in omega are comparing it to the libraries listed below
Sorting:
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- Heterogenous ML accelerator☆19Updated 5 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- An HBM FPGA based SpMV Accelerator☆14Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆31Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆25Updated last year
- agile hardware-software co-design☆51Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 5 months ago
- Fibertree emulator☆14Updated 11 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆19Updated last year
- Processing in Memory Emulation☆22Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- ☆16Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- ☆28Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆14Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆11Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago