A simulation framework for modeling efficiency of Graph Neural Network Dataflows
☆24Feb 14, 2025Updated last year
Alternatives and similar repositories for omega
Users that are interested in omega are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆156Jun 16, 2025Updated last year
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Oct 20, 2026Updated 2 weeks ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- SST Architectural Simulation Components and Libraries☆126Oct 15, 2026Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆21Aug 8, 2022Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆264Apr 15, 2024Updated 2 years ago
- ☆10Jan 9, 2023Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆79Jun 30, 2024Updated 2 years ago
- ☆11Mar 9, 2022Updated 4 years ago
- ☆10Sep 14, 2023Updated 3 years ago
- ☆27Apr 28, 2020Updated 6 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆535Jul 26, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆10Dec 20, 2021Updated 4 years ago
- standalone cacti estimator plug-in for accelergy☆10Feb 7, 2026Updated 8 months ago
- The Splash-4 benchmark suite☆16Oct 26, 2023Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 4 years ago
- HIP Kernel Benchmarking Library☆11Oct 22, 2026Updated last week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆123Apr 9, 2025Updated last year
- ☆13Mar 14, 2023Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- Python wrapper for the timeloop project.☆11Oct 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆45Jun 30, 2024Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- ☆38Jan 20, 2022Updated 4 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- ☆18Aug 18, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago