stonne-simulator / omega
A simulation framework for modeling efficiency of Graph Neural Network Dataflows
☆22Updated last month
Alternatives and similar repositories for omega:
Users that are interested in omega are comparing it to the libraries listed below
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 4 months ago
- A graph linear algebra overlay☆51Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆15Updated 3 years ago
- ☆25Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆35Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated 11 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Fibertree emulator☆12Updated 5 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 8 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆34Updated 2 years ago