maeri-project / mRNA
mRNA
☆22Updated 4 years ago
Alternatives and similar repositories for mRNA:
Users that are interested in mRNA are comparing it to the libraries listed below
- ☆16Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆39Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Heterogenous ML accelerator☆17Updated 5 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated 3 years ago
- ☆26Updated 11 months ago
- ☆32Updated 3 years ago
- ☆10Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆33Updated 6 years ago
- ☆71Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆27Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆23Updated 4 years ago
- ☆13Updated 4 years ago
- ☆34Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆70Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago