maestro-project / AIrchitect-v2Links
[DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Representations
☆18Updated 11 months ago
Alternatives and similar repositories for AIrchitect-v2
Users that are interested in AIrchitect-v2 are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆31Updated 8 months ago
- ☆35Updated 5 years ago
- ☆12Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆72Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- ☆28Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- Attentionlego☆12Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆13Updated 2 years ago
- ☆25Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆42Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 7 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- ☆10Updated 2 years ago