casys-kaist / mNPUsimLinks
mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
☆67Updated 2 weeks ago
Alternatives and similar repositories for mNPUsim
Users that are interested in mNPUsim are comparing it to the libraries listed below
Sorting:
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- The wafer-native AI accelerator simulation platform and inference engine.☆37Updated last week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆54Updated last month
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 6 months ago
- PIMeval simulator and PIMbench suite☆42Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated this week
- ☆118Updated last year
- ☆28Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- ☆29Updated 4 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- ☆55Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆42Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆163Updated 11 months ago