linghaosong / Serpens
An HBM FPGA based SpMV Accelerator
☆12Updated 5 months ago
Alternatives and similar repositories for Serpens:
Users that are interested in Serpens are comparing it to the libraries listed below
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 6 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A graph linear algebra overlay☆50Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆16Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 2 weeks ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- ☆11Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆17Updated 10 months ago
- ☆16Updated 2 years ago
- ☆13Updated 4 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 11 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- ☆12Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- ☆16Updated 3 years ago
- ☆9Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago