linghaosong / Serpens
An HBM FPGA based SpMV Accelerator
☆9Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for Serpens
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- ☆15Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆14Updated 3 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 8 months ago
- ☆15Updated last year
- ☆16Updated 2 years ago
- ☆11Updated last month
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆14Updated 7 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆12Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆18Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆33Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- ☆23Updated 3 years ago
- ☆21Updated last month