maeri-project / MAERI_bsv_isca2018
MAERI public release
☆31Updated 3 years ago
Alternatives and similar repositories for MAERI_bsv_isca2018:
Users that are interested in MAERI_bsv_isca2018 are comparing it to the libraries listed below
- MAESTRO binary release☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated 2 months ago
- ☆40Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- ☆71Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆23Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆35Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- Public release☆51Updated 5 years ago
- ☆70Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 4 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆33Updated 6 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago