maeri-project / MAERI_bsv_isca2018View external linksLinks
MAERI public release
☆31Sep 8, 2021Updated 4 years ago
Alternatives and similar repositories for MAERI_bsv_isca2018
Users that are interested in MAERI_bsv_isca2018 are comparing it to the libraries listed below
Sorting:
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 10 months ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- ☆32Aug 21, 2021Updated 4 years ago
- ☆377May 11, 2023Updated 2 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Nov 12, 2024Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- ☆42Jun 30, 2024Updated last year
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 8 years ago
- Linux source tree with Mitosis extension for x86_64.☆13Dec 17, 2020Updated 5 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- ☆16Nov 26, 2020Updated 5 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- ☆10Mar 31, 2022Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14May 17, 2019Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- Collection of NodeJS benchmarks☆16Dec 19, 2022Updated 3 years ago
- ☆20Feb 12, 2025Updated last year
- Repo for Performance Interfaces for Hardware Accelerators.☆16Aug 19, 2025Updated 5 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago