hsharma35 / bitfusion
Simulator for BitFusion
☆97Updated 4 years ago
Alternatives and similar repositories for bitfusion:
Users that are interested in bitfusion are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆70Updated 5 years ago
- ☆33Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- ☆39Updated 8 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆32Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆92Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- Eyeriss chip simulator☆36Updated 5 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆71Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆43Updated 3 years ago
- ☆26Updated 11 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- DAC System Design Contest 2020☆29Updated 4 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆220Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago