hsharma35 / bitfusionLinks
Simulator for BitFusion
☆100Updated 5 years ago
Alternatives and similar repositories for bitfusion
Users that are interested in bitfusion are comparing it to the libraries listed below
Sorting:
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆35Updated 5 years ago
- ☆71Updated 5 years ago
- ☆33Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆41Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆72Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- ☆107Updated last year
- ☆28Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆49Updated 3 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆222Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- MAERI public release☆31Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month