hsharma35 / bitfusionLinks
Simulator for BitFusion
☆101Updated 5 years ago
Alternatives and similar repositories for bitfusion
Users that are interested in bitfusion are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆35Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- ☆33Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- ☆41Updated last year
- ☆71Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated last year
- ☆29Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆108Updated last year
- A co-design architecture on sparse attention☆51Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆225Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆48Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆72Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆51Updated 4 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year