hsharma35 / bitfusionLinks
Simulator for BitFusion
☆100Updated 4 years ago
Alternatives and similar repositories for bitfusion
Users that are interested in bitfusion are comparing it to the libraries listed below
Sorting:
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆71Updated 5 years ago
- ☆41Updated 11 months ago
- ☆33Updated 3 years ago
- ☆34Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆98Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆25Updated 3 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆71Updated 2 years ago
- ☆45Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- ☆41Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Approximate layers - TensorFlow extension☆27Updated last month
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago