harvard-acc / smaugLinks
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆113Updated 2 years ago
Alternatives and similar repositories for smaug
Users that are interested in smaug are comparing it to the libraries listed below
Sorting:
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆179Updated last year
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated 3 weeks ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆246Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- CGRA Compilation Framework☆87Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆228Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆93Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- ☆41Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆103Updated 5 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆194Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆72Updated this week
- ☆58Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month