harvard-acc / smaugView external linksLinks
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆114Jan 4, 2023Updated 3 years ago
Alternatives and similar repositories for smaug
Users that are interested in smaug are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Oct 6, 2022Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Jun 16, 2025Updated 7 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- ☆109Feb 12, 2024Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- ☆377May 11, 2023Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆114Apr 9, 2025Updated 10 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆451Sep 26, 2025Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 8 months ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- ☆15Nov 12, 2023Updated 2 years ago
- Tool for optimize CNN blocking☆94Mar 22, 2020Updated 5 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆217Dec 22, 2020Updated 5 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- gem5 repository to study chiplet-based systems☆86Apr 18, 2019Updated 6 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Jan 8, 2026Updated last month
- Repository to host and maintain SCALE-Sim code☆412Feb 2, 2026Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆530Jun 25, 2024Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,215Updated this week
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- ☆42Jun 30, 2024Updated last year
- ☆35Jul 9, 2020Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Nov 1, 2025Updated 3 months ago
- ☆16Feb 5, 2024Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month