harvard-acc / smaugLinks
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆112Updated 2 years ago
Alternatives and similar repositories for smaug
Users that are interested in smaug are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆178Updated last year
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆92Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆119Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- ☆29Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆225Updated last year