harvard-acc / smaugLinks
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆113Updated 2 years ago
Alternatives and similar repositories for smaug
Users that are interested in smaug are comparing it to the libraries listed below
Sorting:
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆251Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- Tool for optimize CNN blocking☆93Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆42Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆105Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆181Updated last year
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- An integrated CGRA design framework☆91Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆229Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆239Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆60Updated 7 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago