harvard-acc / smaugLinks
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆109Updated 2 years ago
Alternatives and similar repositories for smaug
Users that are interested in smaug are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆96Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆32Updated this week
- ☆41Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆53Updated 2 months ago
- ☆91Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week