harvard-acc / smaug
SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
☆108Updated 2 years ago
Alternatives and similar repositories for smaug:
Users that are interested in smaug are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆63Updated 9 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- gem5 repository to study chiplet-based systems☆72Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆231Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- An integrated CGRA design framework☆87Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated last week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆65Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 3 months ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 2 years ago
- ☆91Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- ☆39Updated 9 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆212Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆91Updated last week
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 11 months ago