fpgasystems / groundhogLinks
Groundhog - Serial ATA Host Bus Adapter
☆24Updated 7 years ago
Alternatives and similar repositories for groundhog
Users that are interested in groundhog are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- ☆36Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Open-Channel Open-Way Flash Controller☆17Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- ☆16Updated 3 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆30Updated 8 years ago
- ☆34Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last week
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆32Updated 11 months ago
- ☆79Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Testbenches for HDL projects☆21Updated last week