fpgasystems / groundhogLinks
Groundhog - Serial ATA Host Bus Adapter
☆22Updated 6 years ago
Alternatives and similar repositories for groundhog
Users that are interested in groundhog are comparing it to the libraries listed below
Sorting:
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆15Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- ☆30Updated 4 years ago
- ☆16Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ☆20Updated 4 years ago
- Open-Channel Open-Way Flash Controller☆16Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆16Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆30Updated 8 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- hdmi-ts Project☆13Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆28Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆27Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago