fpgasystems / groundhog
Groundhog - Serial ATA Host Bus Adapter
☆22Updated 6 years ago
Alternatives and similar repositories for groundhog:
Users that are interested in groundhog are comparing it to the libraries listed below
- ☆14Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆29Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆20Updated 4 years ago
- ☆16Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆56Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- ☆21Updated this week
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆12Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆29Updated 7 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Verilog Ethernet Switch (layer 2)☆41Updated last year
- ☆32Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Open FPGA Modules☆23Updated 5 months ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- ☆25Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago