fpgasystems / groundhogLinks
Groundhog - Serial ATA Host Bus Adapter
☆22Updated 7 years ago
Alternatives and similar repositories for groundhog
Users that are interested in groundhog are comparing it to the libraries listed below
Sorting:
- ☆32Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- ☆18Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- ☆16Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Open-Channel Open-Way Flash Controller☆16Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆28Updated last year
- Verilog PCI express components☆22Updated last year
- ☆25Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated last month
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆65Updated 7 months ago
- Open FPGA Modules☆23Updated 8 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆44Updated last year
- Generic AXI master stub☆19Updated 10 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago