sherylll / lenet5-acceleratorLinks
FPGA and GPU acceleration of LeNet5
☆35Updated 5 years ago
Alternatives and similar repositories for lenet5-accelerator
Users that are interested in lenet5-accelerator are comparing it to the libraries listed below
Sorting:
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆65Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- ☆111Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- ☆46Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago