sherylll / lenet5-acceleratorView external linksLinks
FPGA and GPU acceleration of LeNet5
☆35Jul 9, 2019Updated 6 years ago
Alternatives and similar repositories for lenet5-accelerator
Users that are interested in lenet5-accelerator are comparing it to the libraries listed below
Sorting:
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Feb 15, 2022Updated 3 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago
- Optimizing Deep Convolutional Neural Network with Ternarized Weights and High Accuracy☆16Jan 27, 2019Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆16Mar 4, 2020Updated 5 years ago
- ☆17Oct 25, 2022Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- ☆19Aug 26, 2021Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- Ternary Weights and Activations☆25Jul 23, 2018Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Jul 4, 2018Updated 7 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆17Sep 16, 2018Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- Python implementation of Lloyd-Max quantizer.☆24Apr 4, 2021Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Proximal Mean-field for Neural Network Quantization☆21Apr 9, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Dec 29, 2018Updated 7 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- ☆31Nov 7, 2024Updated last year
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Sep 25, 2019Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- Convolutional Channel-wise Competitive Learning for the Forward-Forward Algorithm. AAAI 2024☆11Jun 27, 2024Updated last year
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆14Sep 17, 2022Updated 3 years ago
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- HPA2021 solution (3rd place)☆10Oct 13, 2021Updated 4 years ago
- 한림대학교 오픈소스 SW 교육센터☆10Jan 30, 2020Updated 6 years ago
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- ☆32Apr 21, 2019Updated 6 years ago