FPGA and GPU acceleration of LeNet5
☆36Jul 9, 2019Updated 7 years ago
Alternatives and similar repositories for lenet5-accelerator
Users that are interested in lenet5-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 5 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 8 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆39Jul 22, 2020Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 5 years ago
- ☆13Aug 2, 2023Updated 3 years ago
- ☆32Apr 21, 2019Updated 7 years ago
- ☆11Oct 10, 2019Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- ☆34Nov 7, 2024Updated last year
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- C++ code for HLS FPGA implementation of transformer☆25Sep 11, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 9 years ago
- cross-platform modular neural network inference library, small and efficient☆13May 15, 2023Updated 3 years ago
- PyTorch implementation of LeNet5☆12Sep 25, 2022Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 7 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 7 years ago
- ☆18Apr 20, 2023Updated 3 years ago
- Machine learning inference library for ARC EM and HS Processors☆34Jan 28, 2025Updated last year
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 8 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- ☆12Jan 14, 2021Updated 5 years ago
- A minimalist implementation of the ViT (Vision Transformer) model, using tinygrad☆17Sep 2, 2024Updated 2 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- ONNX Parser is a tool that automatically generates openvx inference code (CNN) from onnx binary model files.☆18Dec 20, 2018Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆262Dec 29, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Python implementation of Lloyd-Max quantizer.☆23Apr 4, 2021Updated 5 years ago
- ☆18Jul 30, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- Optimizing Deep Convolutional Neural Network with Ternarized Weights and High Accuracy☆16Jan 27, 2019Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Sep 23, 2020Updated 6 years ago