papcjy / mnist_fpga
using xilinx xc6slx45 to implement mnist net
☆80Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for mnist_fpga
- 中文:☆93Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- it is a set for all the respository of the project.☆95Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- FPGA☆141Updated 4 months ago
- PYNQ学习资料☆159Updated 4 years ago
- The second place winner for DAC-SDC 2020☆95Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- ☆45Updated last year
- A DNN Accelerator implemented with RTL.☆61Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- ☆43Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆257Updated 2 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆58Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆214Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆299Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago