papcjy / mnist_fpgaLinks
using xilinx xc6slx45 to implement mnist net
☆83Updated 7 years ago
Alternatives and similar repositories for mnist_fpga
Users that are interested in mnist_fpga are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- 中文:☆101Updated 5 years ago
- it is a set for all the respository of the project.☆97Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- PYNQ学习资料☆164Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- ☆54Updated 2 years ago
- FPGA☆158Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Implement Tiny YOLO v3 on ZYNQ☆296Updated 3 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- ☆47Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- FPGA实现动态图像识别☆21Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆455Updated 7 years ago
- ☆246Updated last year