lulinchen / face_detect_openLinks
A Voila-Jones face detector hardware implementation
☆33Updated 7 years ago
Alternatives and similar repositories for face_detect_open
Users that are interested in face_detect_open are comparing it to the libraries listed below
Sorting:
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- minimal code to access ps DDR from PL☆22Updated 6 years ago
- ☆34Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- ☆34Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- 基于FPGA的FFT☆19Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- QSPI for SoC☆23Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Updated last year
- Interface Protocol in Verilog☆51Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Updated 5 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆22Updated 2 years ago
- ☆38Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- ☆16Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 months ago
- Verilog Repository for GIT☆35Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago