A Voila-Jones face detector hardware implementation
☆33Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for face_detect_open
Users that are interested in face_detect_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Universal Cross-Platform Framework☆11Jan 1, 2024Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Mathematical Functions in Verilog☆99Mar 7, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Verilog implementation of the SHA-512 hash function.☆46Jan 17, 2026Updated 5 months ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Feb 17, 2019Updated 7 years ago
- Automatically exported from code.google.com/p/lxyppc-serial☆25Jul 30, 2019Updated 6 years ago
- A memory mapped VGA controller for ZedBoard☆13Feb 20, 2018Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- GUI Builder for littlevgl.☆24Sep 13, 2021Updated 4 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- ☆15Aug 1, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jun 23, 2026Updated last week
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jun 23, 2026Updated last week
- Video converter based on Lattice CrossLink-NX☆21Dec 11, 2025Updated 6 months ago
- ☆23Dec 7, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆36May 12, 2020Updated 6 years ago
- Some useful documents of Synopsys☆109Nov 5, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆16Jan 12, 2021Updated 5 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated 2 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- A Common frame for menu☆12Mar 6, 2018Updated 8 years ago