lulinchen / face_detect_open
A Voila-Jones face detector hardware implementation
☆32Updated 6 years ago
Alternatives and similar repositories for face_detect_open:
Users that are interested in face_detect_open are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆65Updated 7 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- QSPI for SoC☆22Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- I2C Master and Slave☆33Updated 9 years ago
- ☆30Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 3 weeks ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- ☆16Updated 5 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- configurable cordic core in verilog☆49Updated 10 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- turbo 8051☆29Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago