lulinchen / face_detect_openLinks
A Voila-Jones face detector hardware implementation
☆32Updated 6 years ago
Alternatives and similar repositories for face_detect_open
Users that are interested in face_detect_open are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆36Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- QSPI for SoC☆22Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- ☆31Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆63Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆24Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year