Simulating implement of LeNet network on Zynq-7020 FPGA
☆30Mar 11, 2019Updated 7 years ago
Alternatives and similar repositories for LeNet-on-Zynq
Users that are interested in LeNet-on-Zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- An LeNet RTL implement onto FPGA☆51May 4, 2018Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆106Dec 14, 2023Updated 2 years ago
- Wireless Network project, BUAA, 2018☆18Mar 13, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [Hackintosh] Configuration for Lenovo Thinkpad X1 Extreme.☆10Feb 10, 2021Updated 5 years ago
- [ICCV 2023] The official implementation of paper "DiffGuard: Semantic Mismatch-Guided Out-of-Distribution Detection using Pre-trained Dif…☆18Jan 8, 2024Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- ECCV2022☆15Aug 19, 2022Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆254Dec 29, 2018Updated 7 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- This is the official implementation of ContraNet (NDSS2022).☆21Aug 31, 2023Updated 2 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 2 weeks ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆87Aug 25, 2015Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 6 years ago
- A Customed Operating System with a Shell for MIPS R3000, Ported from JOS☆23Jul 10, 2018Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- A Toolkit For MRF☆11Mar 12, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- hls code zynq 7020 pynq z2 CNN☆91Mar 15, 2019Updated 7 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- FPGA implementation of SKLearn Random Forest☆10Dec 12, 2016Updated 9 years ago
- ☆67May 14, 2022Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- BUAA Compiler Homework☆13Mar 12, 2018Updated 8 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- https://github.com/ARM-software/ML-KWS-for-MCU☆14Jul 8, 2018Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- ☆14Nov 5, 2017Updated 8 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago