Simulating implement of LeNet network on Zynq-7020 FPGA
☆30Mar 11, 2019Updated 6 years ago
Alternatives and similar repositories for LeNet-on-Zynq
Users that are interested in LeNet-on-Zynq are comparing it to the libraries listed below
Sorting:
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Mar 11, 2019Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- Wireless Network project, BUAA, 2018☆18Mar 13, 2019Updated 6 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆252Dec 29, 2018Updated 7 years ago
- [Hackintosh] Configuration for Lenovo Thinkpad X1 Extreme.☆10Feb 10, 2021Updated 5 years ago
- Operating System Course 2019@Beihang University(BUAA)☆19Sep 25, 2019Updated 6 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- BUAA Compiler Homework☆13Mar 12, 2018Updated 7 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Feb 25, 2026Updated last week
- ☆14Nov 5, 2017Updated 8 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- ☆19Dec 19, 2018Updated 7 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- ECCV2022☆15Aug 19, 2022Updated 3 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- [ICCV 2023] The official implementation of paper "DiffGuard: Semantic Mismatch-Guided Out-of-Distribution Detection using Pre-trained Dif…☆18Jan 8, 2024Updated 2 years ago
- This is the official implementation of ContraNet (NDSS2022).☆21Aug 31, 2023Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆87Aug 25, 2015Updated 10 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- 北航操作系统实验课程☆85Apr 11, 2018Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago