An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
☆128Sep 6, 2026Updated last month
Alternatives and similar repositories for cgra4ml
Users that are interested in cgra4ml are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS & hls4ml Tutorial☆18Aug 5, 2020Updated 6 years ago
- Legacy High Granularity Quantizarion 1 - Please use HGQ2 instead (https://github.com/calad0i/HGQ)☆40Mar 13, 2026Updated 7 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fast inference of Boosted Decision Trees in FPGAs☆63Oct 6, 2026Updated last week
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆56Oct 31, 2025Updated 11 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Tutorial notebooks for hls4ml☆452Oct 5, 2026Updated last week
- Model zoo for the Quantized ONNX (QONNX) model format☆16Sep 25, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A compiler for lowering quantized ML models to optimized AMD AI Engine (AIE) firmware.☆24Updated this week
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Machine learning on FPGAs using HLS☆2,184Updated this week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆85Jan 6, 2026Updated 9 months ago
- ☆15Oct 26, 2023Updated 2 years ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆25Apr 15, 2026Updated 5 months ago
- UART models for cocotb☆38Aug 24, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆194Sep 1, 2026Updated last month
- High Granularity Quantization v2 [FPGA'26] [FCCM'26, best paper]☆28Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆95Apr 26, 2026Updated 5 months ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- CGRA framework with vectorization support.☆55Sep 27, 2026Updated 2 weeks ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 6 months ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- IPbus Builder Tool☆15Sep 3, 2026Updated last month
- ☆15Jun 24, 2025Updated last year
- ☆46Mar 31, 2025Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,084Updated this week
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆262Dec 29, 2018Updated 7 years ago