An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
☆125Jun 18, 2026Updated last month
Alternatives and similar repositories for cgra4ml
Users that are interested in cgra4ml are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago
- Legacy High Granularity Quantizarion 1 - Please use HGQ2 instead (https://github.com/calad0i/HGQ)☆40Mar 13, 2026Updated 4 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆33Sep 12, 2025Updated 10 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fast inference of Boosted Decision Trees in FPGAs☆61Jul 6, 2026Updated 2 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆54Oct 31, 2025Updated 8 months ago
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 3 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 8 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Tutorial notebooks for hls4ml☆436Jul 13, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.☆20Updated this week
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 6 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Machine learning on FPGAs using HLS☆2,067Updated this week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- ☆14Oct 26, 2023Updated 2 years ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆24Apr 15, 2026Updated 3 months ago
- UART models for cocotb☆35Sep 7, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Jun 10, 2026Updated last month
- High Granularity Quantization v2 [FPGA'26] [FCCM'26, best paper]☆27Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆91Apr 26, 2026Updated 2 months ago
- CGRA framework with vectorization support.☆51Updated this week
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 3 months ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- IPbus Builder Tool☆15Apr 28, 2026Updated 2 months ago
- ☆15Jun 24, 2025Updated last year
- ☆46Mar 31, 2025Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,028Updated this week
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆262Dec 29, 2018Updated 7 years ago