KastnerRG / cgra4mlLinks
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
☆79Updated 2 weeks ago
Alternatives and similar repositories for cgra4ml
Users that are interested in cgra4ml are comparing it to the libraries listed below
Sorting:
- ☆94Updated 11 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ☆65Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- ☆59Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆33Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- ☆47Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆55Updated 9 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆86Updated last year
- Verilog implementation of Softmax function☆66Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆49Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago