An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
☆105Jan 17, 2026Updated last month
Alternatives and similar repositories for cgra4ml
Users that are interested in cgra4ml are comparing it to the libraries listed below
Sorting:
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated 3 weeks ago
- HLS & hls4ml Tutorial☆15Aug 5, 2020Updated 5 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Jul 23, 2025Updated 7 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 4 months ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 7 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- ☆16Feb 23, 2026Updated last week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆250Dec 29, 2018Updated 7 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆76Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆33Oct 8, 2024Updated last year
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27May 15, 2024Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆14Feb 16, 2024Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year