An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
☆107Jan 17, 2026Updated 2 months ago
Alternatives and similar repositories for cgra4ml
Users that are interested in cgra4ml are comparing it to the libraries listed below
Sorting:
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated last month
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 6 months ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Mar 13, 2026Updated last week
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- ☆13Oct 26, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- ☆11Aug 2, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆41Mar 16, 2026Updated last week
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆28May 15, 2024Updated last year
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆48Oct 31, 2025Updated 4 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Machine learning on FPGAs using HLS☆1,862Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- ☆17Mar 11, 2026Updated last week
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆40Dec 24, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆253Dec 29, 2018Updated 7 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Fast inference of Boosted Decision Trees in FPGAs☆57Jan 28, 2026Updated last month
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆50Updated this week
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Aug 15, 2023Updated 2 years ago
- Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator, HPCA'24☆41Feb 5, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year