lowRISC / ibex-demo-systemLinks
A demo system for Ibex including debug support and some peripherals
☆67Updated last week
Alternatives and similar repositories for ibex-demo-system
Users that are interested in ibex-demo-system are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Basic RISC-V Test SoC☆128Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- RISC-V Verification Interface☆92Updated this week
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- RISC-V Nox core☆62Updated 2 months ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- ☆95Updated last year