lowRISC / ibex-demo-systemLinks
A demo system for Ibex including debug support and some peripherals
☆71Updated 2 weeks ago
Alternatives and similar repositories for ibex-demo-system
Users that are interested in ibex-demo-system are comparing it to the libraries listed below
Sorting:
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- ☆96Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆94Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- A simple DDR3 memory controller☆55Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- RISC-V Verification Interface☆94Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- Basic RISC-V Test SoC☆129Updated 6 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆122Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- BlackParrot on Zynq☆42Updated 3 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆101Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- RISC-V System on Chip Template☆158Updated last week