lowRISC / ibex-demo-systemLinks
A demo system for Ibex including debug support and some peripherals
☆78Updated 4 months ago
Alternatives and similar repositories for ibex-demo-system
Users that are interested in ibex-demo-system are comparing it to the libraries listed below
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- ☆99Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- AHB3-Lite Interconnect☆94Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- General Purpose AXI Direct Memory Access☆60Updated last year
- SystemVerilog synthesis tool☆215Updated 7 months ago
- ☆166Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- ☆96Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago