lowRISC / ibex-demo-systemLinks
A demo system for Ibex including debug support and some peripherals
☆67Updated last week
Alternatives and similar repositories for ibex-demo-system
Users that are interested in ibex-demo-system are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Basic RISC-V Test SoC☆125Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆95Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- RISC-V Verification Interface☆92Updated 3 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆91Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆86Updated 9 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆97Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆51Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- ☆86Updated 2 months ago