lowRISC / ibex-demo-systemLinks
A demo system for Ibex including debug support and some peripherals
☆73Updated last month
Alternatives and similar repositories for ibex-demo-system
Users that are interested in ibex-demo-system are comparing it to the libraries listed below
Sorting:
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated last month
- ☆97Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- RISC-V Verification Interface☆99Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Control and status register code generator toolchain☆141Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- ☆161Updated 2 years ago
- RISC-V System on Chip Template☆158Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- SystemVerilog Tutorial☆159Updated 2 months ago
- AHB3-Lite Interconnect☆90Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆89Updated 4 months ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆107Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week