cornell-zhang / GraphLilyLinks
A graph linear algebra overlay
☆51Updated 2 years ago
Alternatives and similar repositories for GraphLily
Users that are interested in GraphLily are comparing it to the libraries listed below
Sorting:
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆61Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- ☆10Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆29Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- ☆11Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- ☆32Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆25Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Updated last year