cornell-zhang / GraphLily
A graph linear algebra overlay
☆49Updated last year
Related projects ⓘ
Alternatives and complementary repositories for GraphLily
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆28Updated last week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- CGRA framework with vectorization support.☆19Updated this week
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- ☆11Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- ☆37Updated 8 months ago
- EQueue Dialect☆39Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆33Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- ☆23Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆14Updated 7 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- ☆35Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆25Updated 3 years ago