Xilinx / merlin-compilerLinks
☆58Updated 2 years ago
Alternatives and similar repositories for merlin-compiler
Users that are interested in merlin-compiler are comparing it to the libraries listed below
Sorting:
- ☆87Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆60Updated this week
- ☆92Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆57Updated 5 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- ☆13Updated 2 years ago
- ☆16Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆30Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆49Updated last month