Xilinx / merlin-compiler
☆56Updated last year
Alternatives and similar repositories for merlin-compiler:
Users that are interested in merlin-compiler are comparing it to the libraries listed below
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆118Updated 4 years ago
- ☆86Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- DASS HLS Compiler☆28Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆27Updated 5 years ago
- CGRA framework with vectorization support.☆25Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆60Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆91Updated last year
- ☆26Updated 7 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- ☆54Updated this week
- ☆41Updated 2 weeks ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆15Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Falcon Merlin Compiler☆39Updated 4 years ago
- ☆45Updated 2 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- ☆15Updated 2 years ago