kmisimn76 / SparseAccelLinks
CNN simd based accelerator using Vitis HLS
☆10Updated 3 years ago
Alternatives and similar repositories for SparseAccel
Users that are interested in SparseAccel are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- ☆17Updated 10 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆113Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆17Updated 2 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- ☆72Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- ☆18Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆65Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆28Updated 4 months ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆34Updated 6 years ago