kmisimn76 / SparseAccel
CNN simd based accelerator using Vitis HLS
☆10Updated 2 years ago
Alternatives and similar repositories for SparseAccel:
Users that are interested in SparseAccel are comparing it to the libraries listed below
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆26Updated 3 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆55Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆33Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆25Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆104Updated 4 years ago
- ☆18Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆16Updated 6 months ago
- ☆11Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆16Updated 6 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago