☆19Mar 17, 2021Updated 5 years ago
Alternatives and similar repositories for CoDeNet
Users that are interested in CoDeNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- Algorithm-hardware Co-design for Deformable Convolution☆24Jan 14, 2021Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- Vivado HLS implementation of EDFLOW IP☆18Mar 8, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆19Mar 21, 2023Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆32Dec 21, 2020Updated 5 years ago
- ☆11Aug 2, 2024Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆95Aug 11, 2026Updated 3 weeks ago
- TQT's pytorch implementation.☆22Dec 17, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆55Jan 12, 2026Updated 7 months ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 4 years ago
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- ☆43Jan 30, 2024Updated 2 years ago
- BitPack is a practical tool to efficiently save ultra-low precision/mixed-precision quantized models.☆58Feb 7, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- convert from a Go AST to JSON☆42Dec 24, 2020Updated 5 years ago
- ☆15Oct 26, 2022Updated 3 years ago
- ☆14Jul 10, 2024Updated 2 years ago
- BitSplit Post-trining Quantization☆49Dec 20, 2021Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Training with Block Minifloat number representation☆18May 2, 2021Updated 5 years ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINN☆38Nov 26, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆246Jun 21, 2022Updated 4 years ago
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆13Sep 6, 2022Updated 3 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆52Mar 19, 2020Updated 6 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 3 months ago
- ☆53Jul 24, 2019Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago