hqjenny / CoDeNet

Related projects ⓘ

Alternatives and complementary repositories for CoDeNet

• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆15Updated 2 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆22Updated 2 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• fffasttime / AnyPackingNet
  ☆24Updated 8 months ago
• Zhen-Dong / CoDeNet
  [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…
  ☆25Updated last year
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆17Updated 8 months ago
• AiArtisan / dac_sdc_2022_champion
  ☆20Updated 2 years ago
• mustard-seed / SparseDNNAccelerator
  Sparse CNN Accelerator targeting Intel FPGA
  ☆11Updated 3 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago
• UCLA-VAST / FlexCNN
  ☆70Updated last year
• isakedo / DNNsim
  ☆30Updated 4 years ago
• CASR-HKU / DPACS
  ☆18Updated last year
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 3 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• jgoeders / dac_sdc_2021_designs
  ☆19Updated 2 years ago
• os-hxfan / Static_BFP_CNN
  Static Block Floating Point Quantization for CNN
  ☆32Updated 3 years ago
• gicLAB / SECDA
  ☆18Updated last year
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆12Updated 2 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 3 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆46Updated 2 weeks ago
• DNN-Accelerators / Open-Source-IPs
  ☆32Updated 5 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆32Updated 2 months ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• sfox14 / block_minifloat
  Training with Block Minifloat number representation
  ☆14Updated 3 years ago
• PSCLab-ASU / Systolic-CNN
  ☆15Updated 3 years ago
• xliu0709 / WinoCNN
  An HLS based winograd systolic CNN accelerator
  ☆48Updated 3 years ago