hqjenny / CoDeNet
☆19Updated 4 years ago
Alternatives and similar repositories for CoDeNet:
Users that are interested in CoDeNet are comparing it to the libraries listed below
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆32Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆70Updated 5 years ago
- ☆26Updated 3 months ago
- ☆18Updated 2 years ago
- ☆71Updated 2 years ago
- ☆23Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated last month
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- ☆20Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- ☆21Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆15Updated 7 months ago
- Simulator for BitFusion☆97Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago