hqjenny / CoDeNetLinks
☆19Updated 4 years ago
Alternatives and similar repositories for CoDeNet
Users that are interested in CoDeNet are comparing it to the libraries listed below
Sorting:
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆20Updated 3 years ago
- ☆34Updated 4 years ago
- ☆27Updated 2 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 4 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- ☆23Updated 3 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆71Updated 5 years ago
- ☆18Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- ☆71Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- ☆21Updated 2 years ago
- ☆33Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Static Block Floating Point Quantization for CNN☆33Updated 3 years ago
- ☆10Updated 6 months ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- ☆17Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- Open-source of MSD framework☆16Updated last year