☆19Mar 17, 2021Updated 4 years ago
Alternatives and similar repositories for CoDeNet
Users that are interested in CoDeNet are comparing it to the libraries listed below
Sorting:
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆51Jan 12, 2026Updated last month
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- ☆11Aug 2, 2024Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- BitPack is a practical tool to efficiently save ultra-low precision/mixed-precision quantized models.☆58Feb 7, 2023Updated 3 years ago
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆14Sep 6, 2022Updated 3 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- Traffic-Sign-Reognition☆14Dec 18, 2020Updated 5 years ago
- BitSplit Post-trining Quantization☆50Dec 20, 2021Updated 4 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- Locally Enhanced Self-Attention: Rethinking Self-Attention as Local and Context Terms☆20Nov 29, 2021Updated 4 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Code for MANO-GCN —— "Capturing Implicit Spatial Cues for Monocular 3D Hand Reconstruction" (ICME2021 Oral)☆13Jun 24, 2021Updated 4 years ago
- Open Source Projects from Pallas Lab☆20Oct 10, 2021Updated 4 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- ☆43Jan 30, 2024Updated 2 years ago
- Vivado HLS implementation of EDFLOW IP☆16Mar 8, 2022Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- Mosaic Representation Learning for Self-supervised Visual Pre-training (ICLR2023, Spotlight)☆15Apr 7, 2023Updated 2 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 4 years ago
- ☆17Nov 17, 2023Updated 2 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago