hatsu3 / Sanger
☆41Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Sanger
- A co-design architecture on sparse attention☆44Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆20Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- ☆20Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆76Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆52Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆30Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- ☆80Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- ☆24Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- Open-source of MSD framework☆14Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆97Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆22Updated 5 months ago
- ViTALiTy (HPCA'23) Code Repository☆19Updated last year
- ☆31Updated 3 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆69Updated 4 years ago
- ☆34Updated 4 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago