UCLA-VAST / heterohalideLinks
HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
☆15Updated 5 years ago
Alternatives and similar repositories for heterohalide
Users that are interested in heterohalide are comparing it to the libraries listed below
Sorting:
- ☆24Updated 5 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated last year
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- ☆25Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆10Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆13Updated last year
- ☆13Updated 3 years ago
- Using e-graphs for logic synthesis☆24Updated last month
- ☆16Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆32Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆22Updated 9 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year