UCLA-VAST / heterohalide
HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
☆15Updated 4 years ago
Alternatives and similar repositories for heterohalide
Users that are interested in heterohalide are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆24Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 5 months ago
- DATuner Repository☆18Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ☆12Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆19Updated 5 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- agile hardware-software co-design☆46Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- ☆12Updated 9 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- Fibertree emulator☆12Updated 6 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆16Updated 7 years ago
- ☆35Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month