UCLA-VAST / heterohalideLinks
HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
☆15Updated 5 years ago
Alternatives and similar repositories for heterohalide
Users that are interested in heterohalide are comparing it to the libraries listed below
Sorting:
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆24Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- ☆13Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 5 months ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆25Updated last year
- ☆12Updated last year
- ☆36Updated 4 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- ☆22Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- ☆10Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆37Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆14Updated 4 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆31Updated 10 months ago