UCLA-VAST / heterohalide
HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for heterohalide
- ☆23Updated 4 years ago
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ☆27Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆33Updated 3 years ago
- DASS HLS Compiler☆27Updated last year
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆12Updated 2 years ago
- ☆17Updated 6 years ago
- A graph linear algebra overlay☆49Updated last year
- ☆12Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- Stencil with Optimized Dataflow Architecture☆12Updated 8 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week