UCLA-VAST / heterohalideLinks
HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
☆15Updated 5 years ago
Alternatives and similar repositories for heterohalide
Users that are interested in heterohalide are comparing it to the libraries listed below
Sorting:
- ☆24Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆25Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 7 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆22Updated 8 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆13Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- ☆12Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆10Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 7 months ago
- ☆16Updated 3 years ago
- ☆14Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆36Updated 4 years ago
- ☆59Updated 2 years ago