NeuraChip / neurachipLinks
NeuraChip Accelerator Simulator
☆15Updated last year
Alternatives and similar repositories for neurachip
Users that are interested in neurachip are comparing it to the libraries listed below
Sorting:
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆41Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- ☆32Updated last year
- Processing in Memory Emulation☆22Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Heterogenous ML accelerator☆19Updated 6 months ago
- ☆16Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 9 months ago
- ☆24Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆29Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 11 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year