NeuraChip / neurachip
NeuraChip Accelerator Simulator
☆11Updated 10 months ago
Alternatives and similar repositories for neurachip:
Users that are interested in neurachip are comparing it to the libraries listed below
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆16Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Heterogenous ML accelerator☆17Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆47Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- RTL generator for SpGEMM☆9Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆9Updated 2 years ago
- ☆25Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- ☆23Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆25Updated 10 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- ☆34Updated 3 years ago