NeuraChip / neurachip
NeuraChip Accelerator Simulator
☆11Updated 11 months ago
Alternatives and similar repositories for neurachip:
Users that are interested in neurachip are comparing it to the libraries listed below
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆10Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- ☆35Updated 4 years ago
- ☆16Updated 2 years ago
- ☆26Updated last year
- ☆14Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆23Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆25Updated 3 years ago
- ☆49Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year