NeuraChip / neurachipLinks
NeuraChip Accelerator Simulator
☆12Updated last year
Alternatives and similar repositories for neurachip
Users that are interested in neurachip are comparing it to the libraries listed below
Sorting:
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- Heterogenous ML accelerator☆18Updated last month
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆24Updated 4 years ago
- ☆10Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- ☆35Updated 4 years ago
- ☆16Updated 2 years ago
- ☆25Updated 3 years ago
- ☆26Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆18Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆30Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆9Updated 11 months ago