pgroupATusc / GraphACT
Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".
☆10Updated 4 years ago
Alternatives and similar repositories for GraphACT:
Users that are interested in GraphACT are comparing it to the libraries listed below
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- ☆26Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆16Updated 2 years ago
- ☆20Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆12Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆13Updated last year
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆35Updated 4 years ago
- Template for project1 TPU☆18Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago