UCLA-VAST / splagLinks
Accelerating SSSP for power-law graphs using an FPGA.
☆23Updated 3 years ago
Alternatives and similar repositories for splag
Users that are interested in splag are comparing it to the libraries listed below
Sorting:
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- ☆10Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆24Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- A research shell for Alveo V80☆21Updated 3 weeks ago
- ☆13Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 2 weeks ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆36Updated 4 years ago
- ☆32Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆25Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Updated 4 years ago
- EQueue Dialect☆41Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆60Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago