UCLA-VAST / splagLinks
Accelerating SSSP for power-law graphs using an FPGA.
☆23Updated 3 years ago
Alternatives and similar repositories for splag
Users that are interested in splag are comparing it to the libraries listed below
Sorting:
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆10Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆24Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- DASS HLS Compiler☆29Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- An HBM FPGA based SpMV Accelerator☆14Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- ☆16Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- ☆72Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- ☆31Updated 10 months ago
- NeuraChip Accelerator Simulator☆14Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- ☆25Updated last year
- ☆13Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago