UCLA-VAST / splag
Accelerating SSSP for power-law graphs using an FPGA.
☆23Updated 3 years ago
Alternatives and similar repositories for splag:
Users that are interested in splag are comparing it to the libraries listed below
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- ☆23Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆9Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆11Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆88Updated 6 months ago
- Processing in Memory Emulation☆19Updated 2 years ago
- ☆25Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last week
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 4 months ago
- A graph linear algebra overlay☆51Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆35Updated 3 years ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- ☆26Updated 4 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆33Updated 2 weeks ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago