UCLA-VAST / splagLinks
Accelerating SSSP for power-law graphs using an FPGA.
☆23Updated 3 years ago
Alternatives and similar repositories for splag
Users that are interested in splag are comparing it to the libraries listed below
Sorting:
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆62Updated 3 months ago
- An HBM FPGA based SpMV Accelerator☆13Updated 10 months ago
- ☆13Updated 2 years ago
- ☆10Updated 2 years ago
- ☆58Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated last month
- ☆28Updated 3 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆71Updated 2 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆36Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆25Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago