☆23Sep 17, 2024Updated last year
Alternatives and similar repositories for SpMM_TCAD
Users that are interested in SpMM_TCAD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- ☆37Jan 20, 2022Updated 4 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- ☆16Apr 6, 2022Updated 3 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆47Feb 26, 2026Updated 3 weeks ago
- A reading list for deep graph learning acceleration.☆254Jul 26, 2025Updated 7 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆20Nov 17, 2024Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆20Aug 24, 2025Updated 6 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆134May 10, 2024Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆13Jul 22, 2025Updated 8 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated 2 weeks ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Dec 19, 2022Updated 3 years ago
- Open-Source HLS Examples for Microchip FPGAs☆49Jan 23, 2026Updated 2 months ago
- ☆13Jun 23, 2022Updated 3 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆10Jun 4, 2024Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago