☆23Sep 17, 2024Updated last year
Alternatives and similar repositories for SpMM_TCAD
Users that are interested in SpMM_TCAD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- ☆37Jan 20, 2022Updated 4 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 4 years ago
- ☆48Mar 31, 2026Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆21Nov 17, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A reading list for deep graph learning acceleration.☆254Jul 26, 2025Updated 9 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆21Aug 24, 2025Updated 8 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- ☆33Oct 2, 2023Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆140May 10, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- ☆17Feb 13, 2021Updated 5 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆77Dec 19, 2022Updated 3 years ago
- ☆13Jun 23, 2022Updated 3 years ago
- Open-Source HLS Examples for Microchip FPGAs☆53May 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 6 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆11Jun 4, 2024Updated last year