lsq314 / SpMM_TCADLinks
☆17Updated 9 months ago
Alternatives and similar repositories for SpMM_TCAD
Users that are interested in SpMM_TCAD are comparing it to the libraries listed below
Sorting:
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 4 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A list of our chiplet simulaters☆33Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆33Updated 3 weeks ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- ☆16Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- ☆55Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆19Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- ☆27Updated 2 months ago
- ☆41Updated 11 months ago
- Open-source of MSD framework☆16Updated last year
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago