☆21Sep 17, 2024Updated last year
Alternatives and similar repositories for SpMM_TCAD
Users that are interested in SpMM_TCAD are comparing it to the libraries listed below
Sorting:
- Serpens is an HBM FPGA accelerator for SpMV☆22Jul 26, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- ☆37Jan 20, 2022Updated 4 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆16Apr 6, 2022Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆20Aug 24, 2025Updated 6 months ago
- ☆45Feb 24, 2026Updated last week
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- ☆17Feb 13, 2021Updated 5 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Aug 8, 2022Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- ☆62Sep 22, 2022Updated 3 years ago
- A reading list for deep graph learning acceleration.☆254Jul 26, 2025Updated 7 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆133May 10, 2024Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Dec 19, 2022Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 6 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- ☆13Jan 28, 2026Updated last month
- Open-Source HLS Examples for Microchip FPGAs☆49Jan 23, 2026Updated last month
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- ☆14Jan 22, 2026Updated last month
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆13Feb 4, 2025Updated last year