☆25May 9, 2019Updated 7 years ago
Alternatives and similar repositories for galapagos
Users that are interested in galapagos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆63Aug 4, 2023Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 8 months ago
- ☆15Jun 24, 2025Updated 11 months ago
- ☆13Mar 6, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Mar 20, 2021Updated 5 years ago
- ☆16Apr 13, 2018Updated 8 years ago
- ☆35Sep 10, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- ☆29Jun 10, 2019Updated 7 years ago
- ☆13Aug 1, 2024Updated last year
- ☆13Jun 20, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19Jun 17, 2022Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆30Oct 4, 2017Updated 8 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 3 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆172Mar 12, 2026Updated 3 months ago
- ☆11Jan 25, 2023Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆35Apr 11, 2024Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆33Jul 6, 2025Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆71Apr 12, 2024Updated 2 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆27Oct 23, 2018Updated 7 years ago
- Design for using Ethernet on the ZCU102 development board☆16Dec 18, 2019Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago