SFU-HiAccel / HiSpMV
[FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS
☆7Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for HiSpMV
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- ☆11Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- ☆36Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- RTL implementation of Flex-DPE.☆90Updated 4 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated this week
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆47Updated 3 weeks ago
- ☆33Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆20Updated 8 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- An integrated CGRA design framework☆83Updated this week
- ☆37Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆14Updated 3 months ago
- Open-source of MSD framework☆14Updated last year
- DRA+RISC-V Exploration Framework☆15Updated 10 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆62Updated 2 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆28Updated 2 weeks ago