[TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS
☆21Aug 24, 2025Updated 8 months ago
Alternatives and similar repositories for HiSpMV
Users that are interested in HiSpMV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 3 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 3 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 10 months ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Dec 19, 2023Updated 2 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- ☆14Jun 4, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- C++ package to store Matrix Market (.mtx) file format sparse matrices in Compressed Row Storage (CSR) format.☆16Oct 16, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆23Sep 17, 2024Updated last year
- A mesh to pointcloud converter with FPS algorithm and HDF5 output generator☆11Mar 25, 2023Updated 3 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated last year
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆26Oct 22, 2024Updated last year
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- ☆13Jul 22, 2025Updated 9 months ago
- ☆17Feb 13, 2021Updated 5 years ago
- ☆37Jan 20, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- ☆122Jan 11, 2024Updated 2 years ago
- ☆28Dec 12, 2022Updated 3 years ago
- 此项目创建的初衷是为了帮助人工智能、自然语言处理和大语言模型相关背景的同学找工作使用，欢迎加入项目的建设和维护☆18Mar 30, 2025Updated last year
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆16Oct 27, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆99Sep 27, 2024Updated last year
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- ☆13Feb 28, 2016Updated 10 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14May 23, 2024Updated last year
- ☆20Jun 1, 2023Updated 2 years ago
- ☆11Dec 1, 2023Updated 2 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- [ICLR 2023] 'Revisiting Pruning At Initialization Through The Lens of Ramanujan Graph" by Duc Hoang, Shiwei Liu, Radu Marculescu, Atlas W…☆14Aug 4, 2023Updated 2 years ago
- ☆13Jan 28, 2026Updated 3 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆20Jun 12, 2025Updated 10 months ago