SFU-HiAccel / HiSpMVLinks
[FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS
☆12Updated 3 months ago
Alternatives and similar repositories for HiSpMV
Users that are interested in HiSpMV are comparing it to the libraries listed below
Sorting:
- ☆17Updated 8 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆27Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆32Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…