abdelfattah-lab / Kratos-benchmarkLinks
Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision
☆12Updated last year
Alternatives and similar repositories for Kratos-benchmark
Users that are interested in Kratos-benchmark are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- Open-source of MSD framework☆16Updated 2 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆11Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆116Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆87Updated 7 months ago
- ☆40Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆44Updated 2 years ago
- ☆17Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ☆28Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆35Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 3 months ago
- ☆32Updated 3 months ago
- A co-design architecture on sparse attention☆51Updated 4 years ago