zhuzhzh / verilog_emacsauto.vim
verilog filetype plugin to enable emacs verilog-mode autos
☆22Updated 2 years ago
Related projects: ⓘ
- verilog filetype plugin to enable emacs verilog-mode autos☆16Updated 2 years ago
- SystemVerilog vim scripts☆65Updated last year
- SystemVerilog syntax highlight/indent support in vim☆48Updated 2 months ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆17Updated 6 months ago
- UVM Generator☆43Updated 4 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆83Updated 10 months ago
- UVM实战随书源码☆42Updated 5 years ago
- DOULOS Easier UVM Code Generator☆25Updated 7 years ago
- Generate UVM register model from compiled SystemRDL input☆49Updated 2 weeks ago
- This is the repository for the IEEE version of the book☆47Updated 3 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- amba3 apb/axi vip☆43Updated 9 years ago
- uvm auto generator☆22Updated 6 years ago
- JSON lib in Systemverilog☆42Updated 2 years ago
- UVM register utility generation by inputting xls table☆33Updated last year
- UVM Testbench For SystemVerilog Combinator Implementation☆50Updated 7 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- Novel GUI Based UVM Testbench Template Builder☆115Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- UVM verification kits which uses YASA as simulation script☆13Updated 4 years ago
- UVM interactive debug library☆31Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆27Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆87Updated 3 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆66Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- A generic class library in SystemVerilog☆77Updated 3 years ago
- System verilog register model for uvm testbenches.☆18Updated 6 years ago
- Customized UVM Report Server☆35Updated 4 years ago
- ☆33Updated 10 months ago