c-thaler / DmaUnitLinks
A simple AXI4 DMA unit written in SpinalHDL.
☆17Updated 5 years ago
Alternatives and similar repositories for DmaUnit
Users that are interested in DmaUnit are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆27Updated 4 years ago
- ☆18Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆10Updated 3 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- ☆67Updated 4 years ago
- ☆24Updated 2 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆21Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 10 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Platform Level Interrupt Controller☆43Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- ☆30Updated 2 weeks ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago