understanding of cocotb （In Chinese Only）
☆22Jun 10, 2025Updated 10 months ago
Alternatives and similar repositories for cocotb_primer
Users that are interested in cocotb_primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆16Apr 26, 2026Updated last week
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- ☆21Mar 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI interface modules for Cocotb☆329Mar 13, 2026Updated last month
- Example designs for FPGA Drive FMC☆288Apr 23, 2026Updated last week
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆18Mar 28, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated 2 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated 2 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆48Apr 29, 2026Updated last week
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆14Feb 4, 2025Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆167Mar 20, 2025Updated last year
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Feb 11, 2026Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Home page for Microsoft Phi-Ground tech-report☆23Sep 8, 2025Updated 7 months ago
- ☆22Feb 3, 2026Updated 3 months ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- A terminal text editor written in MoonBit☆11Apr 7, 2025Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆14May 15, 2023Updated 2 years ago
- FITS to Azimuth/Elevation using Astrometry.net--calibrate and plate scale images☆12Feb 6, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- ☆11Mar 20, 2025Updated last year
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated last month
- Research paper list for host networking: in a system view☆10Jan 2, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- p4 controller in Rust☆12Feb 22, 2021Updated 5 years ago
- Chisel NVMe controller☆27Nov 24, 2022Updated 3 years ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 4 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- ☆11Sep 20, 2024Updated last year
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- ☆11Jan 2, 2026Updated 4 months ago