understanding of cocotb （In Chinese Only）
☆22Jun 10, 2025Updated last year
Alternatives and similar repositories for cocotb_primer
Users that are interested in cocotb_primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- ☆30Jul 25, 2026Updated 2 months ago
- AXI interface modules for Cocotb☆366Aug 24, 2026Updated last month
- I2C models for cocotb☆49Aug 24, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Example designs for FPGA Drive FMC☆303Oct 6, 2026Updated last week
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated 3 weeks ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- UART models for cocotb☆38Aug 24, 2026Updated last month
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- Various Notes and Tutorials☆37Sep 9, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆20Mar 28, 2026Updated 6 months ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆24Oct 8, 2021Updated 5 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- ☆13Jun 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Oct 2, 2026Updated last week
- ☆11Jan 2, 2026Updated 9 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated 2 years ago
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- ☆22Nov 7, 2019Updated 6 years ago
- A small, educational autograd system with deep neural networks support☆13Apr 29, 2023Updated 3 years ago
- FITS to Azimuth/Elevation using Astrometry.net--calibrate and plate scale images☆13Jul 9, 2026Updated 3 months ago
- ☆14May 15, 2023Updated 3 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Language for simplifying parameterized RTL design☆13Apr 3, 2026Updated 6 months ago
- p4 controller in Rust☆12Feb 22, 2021Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- LimeSDR ExtIO Plugin for HDSDR☆16Jul 29, 2020Updated 6 years ago