opensmartnic / cocotb_primerLinks
understanding of cocotb (In Chinese Only)
☆20Updated 4 months ago
Alternatives and similar repositories for cocotb_primer
Users that are interested in cocotb_primer are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆64Updated 3 years ago
- ☆79Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- round robin arbiter☆75Updated 11 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Ethernet interface modules for Cocotb☆71Updated last month
- ☆30Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆95Updated 4 years ago
- ☆78Updated 11 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆37Updated 6 years ago
- ☆23Updated 3 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- BlackParrot on Zynq☆48Updated this week
- ☆26Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- PCI express simulation framework for Cocotb☆179Updated last month
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago