opensmartnic / cocotb_primerLinks
understanding of cocotb (In Chinese Only)
☆17Updated last week
Alternatives and similar repositories for cocotb_primer
Users that are interested in cocotb_primer are comparing it to the libraries listed below
Sorting:
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆67Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- ☆55Updated 2 years ago
- ☆29Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- ☆75Updated 10 years ago
- ☆34Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- AXI4 BFM in Verilog☆32Updated 8 years ago
- round robin arbiter☆74Updated 10 years ago
- ☆24Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆20Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 10 months ago
- Verilog Ethernet Switch (layer 2)☆44Updated last year