shdl6800: A 6800 processor written in SpinalHDL
☆25Jan 12, 2020Updated 6 years ago
Alternatives and similar repositories for shdl6800
Users that are interested in shdl6800 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- A reimplementation of a tiny stack CPU☆88Dec 8, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 5 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 5 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆33May 9, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 7 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆93Jul 3, 2019Updated 6 years ago