GuzTech / shdl6800Links
shdl6800: A 6800 processor written in SpinalHDL
☆26Updated 5 years ago
Alternatives and similar repositories for shdl6800
Users that are interested in shdl6800 are comparing it to the libraries listed below
Sorting:
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ☆26Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- CRUVI Standard Specifications☆19Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ice40 USB Analyzer☆58Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- mystorm sram test☆27Updated 7 years ago