shdl6800: A 6800 processor written in SpinalHDL
☆25Jan 12, 2020Updated 6 years ago
Alternatives and similar repositories for shdl6800
Users that are interested in shdl6800 are comparing it to the libraries listed below
Sorting:
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- IPDBG☆13Aug 22, 2025Updated 6 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Oct 10, 2018Updated 7 years ago