GuzTech / shdl6800
shdl6800: A 6800 processor written in SpinalHDL
☆26Updated 5 years ago
Alternatives and similar repositories for shdl6800:
Users that are interested in shdl6800 are comparing it to the libraries listed below
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ☆26Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 4 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Löwe FPGA Board☆12Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago