SteffenReith / J1ScLinks
A reimplementation of a tiny stack CPU
☆83Updated last year
Alternatives and similar repositories for J1Sc
Users that are interested in J1Sc are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- mystorm sram test☆27Updated 7 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Tools for FPGA development.☆45Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated 3 weeks ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last week
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- ☆63Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year