SteffenReith / J1Sc
A reimplementation of a tiny stack CPU
☆81Updated last year
Alternatives and similar repositories for J1Sc:
Users that are interested in J1Sc are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- CMod-S6 SoC☆38Updated 7 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- A wishbone controlled scope for FPGA's☆77Updated last year
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- PicoRV☆44Updated 5 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- An Open Source configuration of the Arty platform☆126Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆171Updated 2 months ago
- Tools for FPGA development.☆44Updated last year
- FuseSoC standard core library☆126Updated last month
- Naive Educational RISC V processor☆78Updated 4 months ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated 10 months ago
- ☆63Updated 6 years ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago