SteffenReith / J1ScLinks
A reimplementation of a tiny stack CPU
☆85Updated last year
Alternatives and similar repositories for J1Sc
Users that are interested in J1Sc are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- ☆61Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- PicoRV☆43Updated 5 years ago
- Yosys Plugins☆22Updated 6 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago