WilsonChen003 / HDLGenLinks
HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve
☆105Updated last year
Alternatives and similar repositories for HDLGen
Users that are interested in HDLGen are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Some useful documents of Synopsys☆86Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆184Updated 3 months ago
- AHB3-Lite Interconnect☆93Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Yet Another Simulation Architecture☆76Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- ☆64Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- ☆97Updated last year
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- ☆195Updated 3 months ago
- amba3 apb/axi vip☆51Updated 10 years ago
- UVM Generator☆47Updated last year
- UVM 1.2 port to Python☆253Updated 7 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- UVM AHB VIP☆87Updated 3 weeks ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago