HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve
☆113Oct 31, 2023Updated 2 years ago
Alternatives and similar repositories for HDLGen
Users that are interested in HDLGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- automatic-verilog based on vimscript☆287Oct 24, 2023Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆202Jan 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Mar 31, 2026Updated last month
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- UVM verification kits which uses YASA as simulation script☆18Dec 10, 2019Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆243Jul 16, 2023Updated 2 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆284Apr 14, 2026Updated 2 weeks ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UVM interactive debug library☆35Feb 28, 2026Updated 2 months ago
- ☆24May 6, 2023Updated 2 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 5 months ago
- ☆229Jun 25, 2025Updated 10 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Scripts for XiangShan☆17Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆56May 10, 2021Updated 4 years ago
- ☆23Mar 27, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆75Jul 30, 2021Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Apr 16, 2026Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆147Jan 23, 2024Updated 2 years ago
- ☆102Mar 5, 2026Updated last month
- ☆17Jun 5, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- JSON lib in Systemverilog☆43Feb 23, 2022Updated 4 years ago