yportne13 / SpinalResNetLinks
AdderNet ResNet20 for cifar10 written in SpinalHDL
☆35Updated 4 years ago
Alternatives and similar repositories for SpinalResNet
Users that are interested in SpinalResNet are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆41Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆66Updated 3 years ago
- ☆65Updated 6 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆113Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- IC implementation of TPU☆128Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆34Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- ☆43Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- ☆32Updated 3 months ago