AdderNet ResNet20 for cifar10 written in SpinalHDL
☆36Mar 14, 2021Updated 5 years ago
Alternatives and similar repositories for SpinalResNet
Users that are interested in SpinalResNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆160Jan 29, 2024Updated 2 years ago
- ☆24Oct 1, 2022Updated 3 years ago
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- A static web ui for llama.cpp server. The llama.cpp chat interface for everyone. base on chatbot-ui☆17Oct 27, 2024Updated last year
- SpinalHDL - Cryptography libraries☆61Jul 19, 2024Updated last year
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆47Jul 31, 2025Updated 10 months ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Jan 3, 2022Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 5 months ago
- ☆19Mar 17, 2021Updated 5 years ago
- Masked Ascon Software Implementations☆13May 3, 2022Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 3 months ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆131Jun 27, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 9 months ago
- ☆17Jul 21, 2017Updated 8 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆21Nov 17, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 5 months ago
- LLM Inference with Microscaling Format☆34Nov 12, 2024Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago