yportne13 / SpinalResNetLinks
AdderNet ResNet20 for cifar10 written in SpinalHDL
☆33Updated 4 years ago
Alternatives and similar repositories for SpinalResNet
Users that are interested in SpinalResNet are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆33Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- ☆65Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Verilog implementation of Softmax function☆66Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- syn script for DC Compiler☆13Updated 3 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- ☆49Updated 6 years ago
- ☆10Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- ☆66Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆111Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago