Translate the source code of Veriog version to Spinalhdl version
☆10Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for SpinalHDL-MIPS
Users that are interested in SpinalHDL-MIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Karatsuba multiplication for big integers☆12May 30, 2017Updated 8 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆13Jan 10, 2020Updated 6 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- An out-of-order processor that supports multiple instruction sets.☆22Aug 23, 2022Updated 3 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- Python library to parse extended display identification data (EDID)☆11Jun 30, 2020Updated 5 years ago
- L2 R4: Qualcomm Bluetooth Audio SoC（CSR8675）☆11Jan 22, 2023Updated 3 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- SpinalHDL Hardware Math Library☆97Jul 12, 2024Updated last year
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Convert the MS2109's mono sound input stream to stereo one on the macOS. This project is inspired by ToadKing's mono-to-stereo project ( …☆22Dec 7, 2025Updated 3 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- git://gitorious.org/flashimg/flashimg.git☆13Nov 25, 2013Updated 12 years ago
- ROM built with CMake☆11Jan 24, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆12Apr 4, 2022Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- a simple wii homebrew application demonstrating a simple gba input viewer☆11Apr 22, 2016Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- A simple BOOTP server to support and simplify UEFI application development☆14Oct 24, 2016Updated 9 years ago
- brewin moonshine☆13May 7, 2019Updated 6 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- USB uploader tool for Everdrive64☆11Apr 5, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An IP lookup engine using Tree Bitmap Algorithms☆13Aug 2, 2017Updated 8 years ago
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago