An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
☆14Jun 5, 2019Updated 6 years ago
Alternatives and similar repositories for sodor-spinal
Users that are interested in sodor-spinal are comparing it to the libraries listed below
Sorting:
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆13Jul 24, 2020Updated 5 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- ☆19Aug 27, 2022Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- ☆24May 6, 2023Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Embedded IoT Platform for IoT projects based in Arduino and PlatformIO☆11Aug 8, 2021Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A general purpose gpu computation library in odin☆12May 9, 2025Updated 9 months ago
- CS 380D Distributed Systems at UT Austin with Vijay Chidambaram☆12Oct 19, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- An workshop for learning libp2p programming from scratch☆12Feb 5, 2026Updated last month
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Minecraft Redstone Compiler☆14Feb 9, 2025Updated last year
- A collection of algorithms to reverse using partial information various hashes used by Minecraft to seed its ChunkRandom PRNG.☆10Mar 7, 2024Updated last year
- Task scheduler with high availability.☆12Jul 26, 2021Updated 4 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago