ZiCog / sodor-spinalLinks
An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
☆14Updated 6 years ago
Alternatives and similar repositories for sodor-spinal
Users that are interested in sodor-spinal are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- An implementation of RISC-V☆38Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Advanced Debug Interface☆15Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆39Updated last year
- ☆27Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- Platform Level Interrupt Controller☆41Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- ☆63Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 4 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆15Updated 2 months ago