ZiCog / sodor-spinalLinks
An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
☆14Updated 6 years ago
Alternatives and similar repositories for sodor-spinal
Users that are interested in sodor-spinal are comparing it to the libraries listed below
Sorting:
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- An implementation of RISC-V☆39Updated last week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year