An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
☆14Jun 5, 2019Updated 7 years ago
Alternatives and similar repositories for sodor-spinal
Users that are interested in sodor-spinal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Oct 30, 2026Updated last week
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- ☆24May 6, 2023Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 9 months ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆15Jul 24, 2020Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SpinalHDL - Cryptography libraries☆62Jul 19, 2024Updated 2 years ago
- Coq BPF interpreter☆19Jan 18, 2018Updated 8 years ago
- A library for interacting with SDAccel from Go☆10Jan 22, 2019Updated 7 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- An implementation of RISC-V☆55Jul 14, 2026Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- This is a clone of an SVN repository at http://svn.code.sf.net/p/edif2kicad/code. It had been cloned by http://svn2github.com/ , but the …☆12Jun 7, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Scala library to support coroutines and generators☆20Apr 3, 2011Updated 15 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆158Oct 12, 2026Updated 3 weeks ago
- ☆11Dec 18, 2017Updated 8 years ago