ZiCog / sodor-spinalLinks
An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
☆14Updated 6 years ago
Alternatives and similar repositories for sodor-spinal
Users that are interested in sodor-spinal are comparing it to the libraries listed below
Sorting:
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- An implementation of RISC-V☆43Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Advanced Debug Interface☆15Updated 8 months ago
- Platform Level Interrupt Controller☆42Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- ☆40Updated last year
- SoCRocket - Core Repository☆38Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Open Source PHY v2☆30Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- ☆27Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year