ultraembedded / altor32Links
AltOr32 - Alternative Lightweight OpenRisc CPU
☆12Updated 9 years ago
Alternatives and similar repositories for altor32
Users that are interested in altor32 are comparing it to the libraries listed below
Sorting:
- ☆18Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- A collection of SPI related cores☆17Updated 9 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 3 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V processor☆32Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SGMII☆13Updated 11 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆17Updated 9 months ago
- Extended and external tests for Verilator testing☆16Updated this week
- Documents for ARM☆24Updated 3 months ago
- An Open Source Link Protocol and Controller☆25Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago