ultraembedded / altor32Links
AltOr32 - Alternative Lightweight OpenRisc CPU
☆12Updated 9 years ago
Alternatives and similar repositories for altor32
Users that are interested in altor32 are comparing it to the libraries listed below
Sorting:
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆18Updated 4 years ago
- ☆17Updated 8 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- OpenCores54x DSP☆9Updated 11 years ago
- Wishbone SATA Controller☆19Updated last month
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A collection of SPI related cores☆17Updated 8 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Extended and external tests for Verilator testing☆16Updated last week
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 7 months ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆13Updated 5 years ago
- HF-RISC SoC☆36Updated last month