AltOr32 - Alternative Lightweight OpenRisc CPU
☆13Dec 17, 2015Updated 10 years ago
Alternatives and similar repositories for altor32
Users that are interested in altor32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 3 years ago
- ☆11Dec 6, 2023Updated 2 years ago
- OSCAR main source repository.☆16Sep 25, 2025Updated 7 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Dec 18, 2016Updated 9 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- Grazyna the polish irc bot☆11Jul 6, 2022Updated 3 years ago
- Procedurally generated maps for Hex Empire☆12Apr 28, 2025Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 4 years ago
- fpga based nes box☆34Nov 9, 2021Updated 4 years ago
- PID controller☆25Jul 17, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆16Dec 1, 2023Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆14Jul 17, 2023Updated 2 years ago
- RPython by Example (RPyBE) is a collection of runnable examples that illustrate various RPython concepts and libraries.☆16May 25, 2022Updated 3 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Solving Advent of Code 2017 puzzles in a different language every day☆11Mar 23, 2018Updated 8 years ago
- SHA3 (KECCAK)☆19Jul 17, 2014Updated 11 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆20Oct 13, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Feb 14, 2026Updated 3 months ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- Play your favorite ccg☆18Dec 30, 2012Updated 13 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago