AltOr32 - Alternative Lightweight OpenRisc CPU
☆13Dec 17, 2015Updated 10 years ago
Alternatives and similar repositories for altor32
Users that are interested in altor32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 3 months ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- ☆16Dec 18, 2016Updated 9 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- ☆12Jun 24, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Dec 6, 2023Updated 2 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Grazyna the polish irc bot☆11Jul 6, 2022Updated 4 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- DVB-S2 LDPC Decoder☆32Jul 17, 2014Updated 12 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 11 years ago
- fpga based nes box☆35Nov 9, 2021Updated 4 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- Solving Advent of Code 2017 puzzles in a different language every day☆11Mar 23, 2018Updated 8 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- Rope data structure implementation (C++)☆12Apr 21, 2021Updated 5 years ago
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆10Feb 14, 2026Updated 8 months ago
- Procedurally generated maps for Hex Empire☆12Aug 9, 2026Updated 2 months ago
- Utilities for the XESS FPGA Boards.☆14Dec 26, 2022Updated 3 years ago
- ☆14Oct 22, 2026Updated last week
- XESS-specific libraries, ULPs, scripts, design rules, CAM files for Eagle☆38Apr 24, 2015Updated 11 years ago
- RPython by Example (RPyBE) is a collection of runnable examples that illustrate various RPython concepts and libraries.☆17May 25, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago