ultraembedded/altor32 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ultraembedded/altor32

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ultraembedded/altor32)

Close

ultraembedded / altor32View on GitHubMore

• External links
• Readme badge

AltOr32 - Alternative Lightweight OpenRisc CPU

☆13Dec 17, 2015Updated 10 years ago

Alternatives and similar repositories for altor32

Users that are interested in altor32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• KestrelComputer / S64X7

  View on GitHub
  64-bit MISC Architecture CPU
  ☆13Dec 13, 2016Updated 9 years ago
• aeste / aemb

  View on GitHub
  Multi-threaded 32-bit embedded core family.
  ☆24Jul 9, 2012Updated 13 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• dlitz / openmsp430

  View on GitHub
  openMSP430 CPU core (from OpenCores)
  ☆22Oct 14, 2022Updated 3 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• freecores / pipelined_fft_64

  View on GitHub
  Pipelined FFT/IFFT 64 points processor
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / y80e

  View on GitHub
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆21Jul 17, 2014Updated 11 years ago
• freecores / amber

  View on GitHub
  Amber ARM-compatible core
  ☆16Jul 17, 2014Updated 11 years ago
• liuguangxi / gng

  View on GitHub
  Gaussian noise generator Verilog IP core
  ☆33May 22, 2023Updated 2 years ago
• firemark / pyxel-prelection

  View on GitHub
  ☆11Dec 6, 2023Updated 2 years ago
• oscar-cluster / oscar

  View on GitHub
  OSCAR main source repository.
  ☆16Sep 25, 2025Updated 5 months ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• RedFlag2017 / rs-codec

  View on GitHub
  Reed Solomon Encoder and Decoder Digital IP
  ☆22Jun 14, 2020Updated 5 years ago
• nanamake / avr_cpu

  View on GitHub
  AVR CPU Core Implementation in Verilog HDL.
  ☆14Oct 28, 2018Updated 7 years ago
• firemark / cc-workshop

  View on GitHub
  ☆16Dec 18, 2016Updated 9 years ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆12Mar 22, 2015Updated 11 years ago
• firemark / grazyna

  View on GitHub
  Grazyna the polish irc bot
  ☆11Jul 6, 2022Updated 3 years ago
• samuelyuan / HexEmpireMap

  View on GitHub
  Procedurally generated maps for Hex Empire
  ☆12Apr 28, 2025Updated 10 months ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130

  View on GitHub
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆38Jun 2, 2021Updated 4 years ago
• suisuisi / gamegirl

  View on GitHub
  fpga based nes box
  ☆32Nov 9, 2021Updated 4 years ago
• freecores / pid_controller

  View on GitHub
  PID controller
  ☆25Jul 17, 2014Updated 11 years ago
• Rishikesh973 / DTMF-Receiver-Logic-Synthesis-and-Physical-Design-

  View on GitHub
  DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node
  ☆14Dec 1, 2023Updated 2 years ago
• josyb / KalmanFilter

  View on GitHub
  A simple low-resource usage Kalman Filter using shared resources - in MyHDL
  ☆10Oct 7, 2024Updated last year
• sciai-lab / BranchedOT

  View on GitHub
  ☆14Jul 17, 2023Updated 2 years ago
• mssun / rpython-by-example

  View on GitHub
  RPython by Example (RPyBE) is a collection of runnable examples that illustrate various RPython concepts and libraries.
  ☆16May 25, 2022Updated 3 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• yamnikov-oleg / adventofcode2017

  View on GitHub
  Solving Advent of Code 2017 puzzles in a different language every day
  ☆11Mar 23, 2018Updated 8 years ago
• freecores / sha3

  View on GitHub
  SHA3 (KECCAK)
  ☆19Jul 17, 2014Updated 11 years ago
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 7 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 7 years ago
• gilani / fpfma

  View on GitHub
  Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
  ☆22Jul 8, 2013Updated 12 years ago
• ehao222 / ASIC-design-example-RISC-CPU

  View on GitHub
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆11May 29, 2021Updated 4 years ago
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 5 months ago
• firemark / pixelopolis

  View on GitHub
  ☆10Feb 14, 2026Updated last month
• dpiegdon / verilog-can

  View on GitHub
  Verilog CAN controller that is compatible to the SJA 1000.
  ☆16Apr 17, 2021Updated 4 years ago
• Incantus / incantus

  View on GitHub
  Play your favorite ccg
  ☆18Dec 30, 2012Updated 13 years ago
• navidadelpour / ARM-CPU

  View on GitHub
  ARM-CPU implemented verilog
  ☆29Jan 13, 2024Updated 2 years ago
• ThalesGroup / RISC-V-IoT-Contest

  View on GitHub
  RISC-V Soft CPU Security Contest by Thales and Microchip Technology
  ☆12Jul 29, 2019Updated 6 years ago
• Siddharth13s / RISC-V_Synthesis_and_Physical_Design

  View on GitHub
  Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo
  ☆14Jul 31, 2024Updated last year