ultraembedded / altor32Links
AltOr32 - Alternative Lightweight OpenRisc CPU
☆12Updated 9 years ago
Alternatives and similar repositories for altor32
Users that are interested in altor32 are comparing it to the libraries listed below
Sorting:
- SystemC to Verilog Synthesizable Subset Translator☆9Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 months ago
- ☆18Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- An Open Source Link Protocol and Controller☆25Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆17Updated 9 months ago
- SGMII☆13Updated 11 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- A collection of SPI related cores☆17Updated 8 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆9Updated 11 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- WISHBONE Builder☆14Updated 8 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆9Updated 5 years ago
- Educational 16-bit MIPS Processor☆17Updated 6 years ago