RicardoNid / ChainsawOldLinks
☆23Updated 2 years ago
Alternatives and similar repositories for ChainsawOld
Users that are interested in ChainsawOld are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- General Purpose AXI Direct Memory Access☆58Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- Simple single-port AXI memory interface☆45Updated last year
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- AHB3-Lite Interconnect☆92Updated last year
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Some useful documents of Synopsys☆82Updated 3 years ago
- AXI4 BFM in Verilog☆33Updated 8 years ago
- ☆60Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- ☆21Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆68Updated 9 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆34Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago