shin-yamashita / 6th-AI-Edge-ContestLinks
RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.
☆13Updated 2 years ago
Alternatives and similar repositories for 6th-AI-Edge-Contest
Users that are interested in 6th-AI-Edge-Contest are comparing it to the libraries listed below
Sorting:
- kintex7 ov13850 fpga mipi camera☆20Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆28Updated 5 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆21Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Updated 4 years ago
- ☆18Updated 2 years ago
- Real-Time Image Processing for ASIC/FGPA☆20Updated 3 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Model SAR ADC with python!☆22Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- Video Stream Scaler☆40Updated 11 years ago