shin-yamashita / 6th-AI-Edge-ContestLinks
RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.
☆12Updated 2 years ago
Alternatives and similar repositories for 6th-AI-Edge-Contest
Users that are interested in 6th-AI-Edge-Contest are comparing it to the libraries listed below
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- ☆36Updated 9 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- AXI4-Stream FIR filter IP☆17Updated 2 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- ☆18Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago