RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.
☆18Jun 24, 2026Updated 4 months ago
Alternatives and similar repositories for 6th-AI-Edge-Contest
Users that are interested in 6th-AI-Edge-Contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Weber State University Senior Project - (Optical Frequency Domain Reflectometry)☆15Feb 28, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- Professor: C.H. Yang☆11Oct 6, 2026Updated last month
- ☆22Jul 1, 2024Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- 32-bit Wallace and Dadda Tree Multiplier☆14Jun 26, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- Dataset for the article titled as "A Novel Intensity and Phase Stacked Analysis of Φ-OTDR System using Deep Transfer Learning and Recurre…☆15Sep 28, 2023Updated 3 years ago
- A mesh to pointcloud converter with FPS algorithm and HDF5 output generator☆12Mar 25, 2023Updated 3 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- ☆24Oct 7, 2021Updated 5 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆47Jun 22, 2021Updated 5 years ago
- ☆38Jan 20, 2022Updated 4 years ago
- Deep Learning & VLSI Crash Course for New Members☆44Aug 20, 2026Updated 2 months ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- ☆13Feb 13, 2022Updated 4 years ago
- Electronic control of microscope elements (camera/laser triggering, TTL, PWM, servos, analog i/o) based on affordable FPGAs, integrated w…☆26Feb 27, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- LiteX based FPGA gateware for Thunderscope.☆31Updated this week
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Design Verification Engineer interview preparation guide.☆63Jul 20, 2025Updated last year
- An implementation of the SRP protocol as per RFC5054 for ESP32 and ESP-IDF☆10Nov 28, 2023Updated 2 years ago