shin-yamashita / 6th-AI-Edge-Contest
RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.
☆11Updated 2 years ago
Alternatives and similar repositories for 6th-AI-Edge-Contest:
Users that are interested in 6th-AI-Edge-Contest are comparing it to the libraries listed below
- ECE563 Final Project - FPGA based camera tracking☆17Updated 11 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- understanding of cocotb (In Chinese Only)☆15Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- ☆30Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 9 months ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago