Wishbone to ARM AMBA 4 AXI
☆16May 25, 2019Updated 6 years ago
Alternatives and similar repositories for wb2axi
Users that are interested in wb2axi are comparing it to the libraries listed below
Sorting:
- ☆22Feb 22, 2020Updated 6 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82May 2, 2021Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- HW design files for Spresense boards☆39Jun 13, 2024Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Oct 2, 2019Updated 6 years ago
- migen + misoc + redpitaya = digital servo☆41Jan 11, 2019Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Tools for interfacing with the MetaShunt power profiling tool☆13Feb 3, 2026Updated 3 weeks ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- ☆11Dec 19, 2016Updated 9 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- A series of m68k-based single-board computers built to run Linux☆62Oct 19, 2025Updated 4 months ago