Wishbone to ARM AMBA 4 AXI
☆17May 25, 2019Updated 7 years ago
Alternatives and similar repositories for wb2axi
Users that are interested in wb2axi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- ☆11Dec 9, 2023Updated 2 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- ☆14Dec 9, 2025Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆15May 23, 2019Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- ☆26Feb 26, 2024Updated 2 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 10 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Verilog ADPCM decoder compatible with OKI MSM5205☆12Jan 6, 2025Updated last year
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆24Updated this week
- A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)☆10May 2, 2014Updated 12 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago