AleksandarKostovic / Matrix-MAC-UnitLinks
Matrix Multiply and Accumulate unit written in System Verilog
☆12Updated 6 years ago
Alternatives and similar repositories for Matrix-MAC-Unit
Users that are interested in Matrix-MAC-Unit are comparing it to the libraries listed below
Sorting:
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- SRAM☆22Updated 5 years ago
- ☆28Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- ☆39Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆142Updated last week
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- sram/rram/mram.. compiler☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Template for project1 TPU☆21Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆100Updated last week
- ☆30Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 2 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago