Matrix Multiply and Accumulate unit written in System Verilog
☆13Feb 7, 2019Updated 7 years ago
Alternatives and similar repositories for Matrix-MAC-Unit
Users that are interested in Matrix-MAC-Unit are comparing it to the libraries listed below
Sorting:
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- ☆19Dec 22, 2025Updated 2 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 3 years ago
- ☆82Feb 7, 2025Updated last year
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 8 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- BUS 41204: Machine Learning -- Winter 2016☆11Mar 3, 2017Updated 9 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- An R package for adjusting Stochastic Block Models from networks data sampled under various missing data conditions☆12Mar 13, 2025Updated 11 months ago
- This repository contains the source code used to produce the results presented in the paper "Simulating realistic non-Gaussian state prep…☆15Dec 17, 2019Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Simulation and Optimization Library for Integrated Optics in Julia.☆10Sep 27, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- RestFrames: particle physics event analysis library☆10Dec 17, 2020Updated 5 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- ☆10Aug 2, 2016Updated 9 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- ☆13Jan 22, 2026Updated last month
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- ☆11Apr 22, 2025Updated 10 months ago
- calling GNU Octave functions from the Julia language☆11Jan 31, 2025Updated last year
- 2D finite difference seismic wave propagation☆10May 7, 2020Updated 5 years ago
- Telluride neuromorphic project on event-based image classification☆10Dec 21, 2016Updated 9 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Binderize version of LIGO GW150914 tutorial☆11Oct 3, 2017Updated 8 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago