Matrix Multiply and Accumulate unit written in System Verilog
☆15Feb 7, 2019Updated 7 years ago
Alternatives and similar repositories for Matrix-MAC-Unit
Users that are interested in Matrix-MAC-Unit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated last month
- ☆21Apr 25, 2026Updated 2 months ago
- ☆15May 19, 2026Updated last month
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆22Jun 20, 2024Updated 2 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆11Mar 7, 2017Updated 9 years ago
- RL-Pruner: Structured Pruning Using Reinforcement Learning for CNN Compression and Acceleration☆27Jun 8, 2025Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆65Dec 19, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Deep Reinforcement Learning with CartPole in Pytorch☆15Jun 13, 2020Updated 6 years ago
- ☆82Feb 7, 2025Updated last year
- Soft-microcontroller implementation of an ARM Cortex-M0☆31Apr 23, 2019Updated 7 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- Collection of configuration files☆17Jan 29, 2020Updated 6 years ago
- ☆19Dec 20, 2023Updated 2 years ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 4 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Official implementation of ICML'24 paper "LQER: Low-Rank Quantization Error Reconstruction for LLMs"☆19Jul 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆35Mar 1, 2019Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- EC499: Major Project☆11Jun 25, 2023Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆15Jun 7, 2022Updated 4 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 6 years ago
- NuMaker UNO board package for Arduino IDE☆13Nov 26, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 9 years ago
- Maskless photolithography system targeting 5um resolution. Open hardware design.☆37Jul 29, 2025Updated 11 months ago
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- IC implementation of TPU☆156Dec 18, 2019Updated 6 years ago
- ☆19May 5, 2022Updated 4 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago