AleksandarKostovic / Matrix-MAC-Unit
Matrix Multiply and Accumulate unit written in System Verilog
☆10Updated 6 years ago
Alternatives and similar repositories for Matrix-MAC-Unit:
Users that are interested in Matrix-MAC-Unit are comparing it to the libraries listed below
- SRAM☆22Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆31Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆40Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- ☆26Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆25Updated last month
- ☆12Updated 3 weeks ago
- SoC design & prototyping☆12Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago