AleksandarKostovic / Matrix-MAC-Unit
Matrix Multiply and Accumulate unit written in System Verilog
☆10Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Matrix-MAC-Unit
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- ☆26Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- SRAM☆20Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- ☆10Updated 4 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- ☆60Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago