AleksandarKostovic / Matrix-MAC-UnitLinks
Matrix Multiply and Accumulate unit written in System Verilog
☆11Updated 6 years ago
Alternatives and similar repositories for Matrix-MAC-Unit
Users that are interested in Matrix-MAC-Unit are comparing it to the libraries listed below
Sorting:
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆27Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- SRAM☆22Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆34Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- ☆12Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆41Updated 3 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- ☆14Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year