Modular Multi-ported SRAM-based Memory
☆31Nov 8, 2024Updated last year
Alternatives and similar repositories for Multiported-RAM
Users that are interested in Multiported-RAM are comparing it to the libraries listed below
Sorting:
- Switched SRAM-based Multi-ported RAM☆17Nov 10, 2024Updated last year
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆21Nov 10, 2024Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated last month
- CATCH 1.0, Initial full release of CATCH cost model.☆16Jul 22, 2025Updated 7 months ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 2 months ago
- ☆19Jul 12, 2024Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- ☆23Oct 8, 2019Updated 6 years ago
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Feb 22, 2020Updated 6 years ago
- ☆22Aug 11, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- ☆64Dec 16, 2018Updated 7 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- ☆33Nov 6, 2024Updated last year
- ☆34Dec 24, 2015Updated 10 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- Platform Level Interrupt Controller☆46May 10, 2024Updated last year
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆14Jan 22, 2026Updated last month
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago